www.datasheet4u.com

1. General description

The TJA1081 is a FlexRay node transceiver that is fully compliant with the FlexRay electrical physical layer specification V2.1 Rev. A (see <u>Ref. 1</u>) and partly complies with versions V2.1 Rev. B. In addition, the TJA1081 already incorporates features and parameters anticipated to be included in V3.0, currently being finalized. It is primarily intended for communication systems from 1 Mbit/s to 10 Mbit/s, and provides an advanced interface between the protocol controller and the physical bus in a FlexRay network.

The TJA1081 features enhanced low-power modes, optimized for ECUs that are permanently connected to the battery.

The TJA1081 provides differential transmit capability to the network and differential receive capability to the FlexRay controller. It offers excellent EMC performance as well as high ESD protection.

The TJA1081 actively monitors system performance using dedicated error and status information (that can be read by any microcontroller), along with internal voltage and temperature monitoring.

The TJA1081 supports mode control as used in the TJA1080A (see Ref. 2).

2. Features

2.1 Optimized for time triggered communication systems

- Compliant with FlexRay electrical physical layer specification V2.1 Rev. A (see Ref. 1)
- Automotive product qualification in accordance with AEC-Q100
- Data transfer up to 10 Mbit/s
- Support of 60 ns minimum bit time
- Very low ElectroMagnetic Emission (EME) to support unshielded cable
- Differential receiver with wide common-mode range for high ElectroMagnetic Immunity (EMI)
- Auto I/O level adaptation to host controller supply voltage VIO
- Can be used in 14 V and 42 V powered systems
- Bus guardian interface
- Independent power supply ramp-up for V_{BAT}, V_{CC} and V_{IO}

2.2 Low power management

- Low power management including inhibit switch
- Very low current in Sleep and Standby modes



- Local and remote wake-up
- Supports remote wake-up via dedicated data frames
- Wake-up source recognition

2.3 Diagnosis (detection and signalling)

- Overtemperature detection
- Short-circuit on bus lines
- V_{BAT} power-on flag (first battery connection and cold start)
- Pin TXEN and pin BGE clamping
- Undervoltage detection on pins V_{BAT}, V_{CC} and V_{IO}
- Wake source indication

2.4 Protections

- Bus pins protected against ±8 kV HBM ESD pulses
- Bus pins protected against transients in automotive environment (ISO 7637 class C compliant)
- Bus pins short-circuit proof to battery voltage (14 V and 42 V) and ground
- $\blacksquare~$ Fail-silent behavior in the event of an undervoltage on pins V_{BAT}, V_{CC}~ or ~V_{IO}
- Passive behavior of bus lines while the transceiver is not powered

2.5 Functional classes according to FlexRay electrical physical layer specification (see <u>Ref. 1</u>)

- Bus driver voltage regulator control
- Bus driver bus guardian control interface
- Bus driver logic level adaptation


3. Ordering information

Table 1.Ordering information

Type number	Package		
	Name	Description	Version
TJA1081TS	SSOP16	SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1

www.datasheet4u.com


4. Block diagram



5. Pinning information

www.datasheet4u.com

5.1 Pinning



5.2 Pin description

Table 2.Pin description

Table 2.	Fill des	scription	
Symbol	Pin	Туре	Description
INH	1	0	inhibit output for switching external voltage regulator
EN	2	I	enable input; enabled when HIGH; internal pull-down
V _{IO}	3	Р	supply voltage for V_{IO} voltage level adaptation
TXD	4	I	transmit data input; internal pull-down
TXEN	5	I	transmitter enable input; when HIGH transmitter disabled; internal pull-up
RXD	6	0	receive data output
BGE	7	I	bus guardian enable input; when LOW transmitter disabled; internal pull-down
STBN	8	I	standby input; low-power mode when LOW; internal pull-down
RXEN	9	0	receive data enable output; when LOW bus activity detected
ERRN	10	0	error diagnoses output; when LOW error detected
V _{BAT}	11	Р	battery supply voltage
WAKE	12	I	local wake-up input; internal pull-up or pull-down (depends on voltage at pin WAKE)
GND	13	Р	ground
BM	14	I/O	bus line minus
BP	15	I/O	bus line plus
V _{CC}	16	Р	supply voltage (+5 V)

6. Functional description

www.datasheet4u.com

The block diagram of the transceiver is shown in Figure 1.

6.1 Operating modes

The TJA1081 supports the following operating modes:

- Normal (normal-power mode)
- Receive-only (normal-power mode)
- Standby (low-power mode)
- Go-to-sleep (low-power mode)
- Sleep (low-power mode)

6.1.1 Bus activity and idle detection

The following mechanisms for activity and idle detection are valid in normal-power modes:

- If the absolute differential voltage on the bus lines is higher than |V_{i(dif)det(act)}| for t_{det(act)(bus)}, activity is detected on the bus lines and pin RXEN is switched LOW which results in pin RXD being released:
 - If, after bus activity detection, the differential voltage on the bus lines is higher than V_{IH(dif)}, pin RXD will go HIGH
 - If, after bus activity detection, the differential voltage on the bus lines is lower than $V_{\text{IL}(\text{dif})},$ pin RXD will go LOW
- If the absolute differential voltage on the bus lines is lower than |V_{i(dif)det(act)}| for t_{det(idle)(bus)}, then idle is detected on the bus lines and pin RXEN is switched to HIGH. This results in pin RXD being blocked (pin RXD is switched to HIGH or stays HIGH)

6.2 Mode control pins: STBN and EN

Control inputs STBN and EN are used to select the operating mode. See <u>Table 3</u> for a detailed description of pin signalling and <u>Figure 3</u> for the timing diagram.

All mode transitions are controlled via the STBN and EN pins, unless an undervoltage condition is detected. If V_{IO} and $(V_{CC} \text{ or } V_{BAT})$ are within their specified operating ranges, pin ERRN will indicate the status of the error flag.

Mode	STBN	EN	ERRN ^[1]	RRN ^[1] RXEN		RXEN		RXD 1		INH
			LOW	HIGH	LOW	HIGH	LOW	HIGH		
Normal	HIGH	HIGH	error flag	error flag	bus	bus	bus DATA_0	bus DATA_1	enabled	HIGH
Receive-only	HIGH	LOW	set	reset	activity	idle		or idle	disabled	
Go-to-sleep	LOW	HIGH	error flag	error flag	wake flag	wake	wake flag set ^[2]	wake flag reset		
Standby	LOW	LOW	set ^[2]	reset	set ^[2]	flag reset				
Sleep	LOW	Х				16361				float

Table 3.Pin signalling

[1] Pin ERRN provides a serial interface for retrieving diagnostic information.


[2] Valid if V_{IO} and $(V_{CC} \text{ or } V_{BAT})$ are present.


TJA1081 1

NXP Semiconductors

TJA1081

FlexRay node transceiver






The state diagram is shown in Figure 5.

NXP Semiconductors

FlexRay node transceiver

TJA1081



The state transitions are represented with numbers, which correspond with the numbers in column 3 of Table 4 to Table 7.

www.datash

TJA1081 Table 4. State transitions forced by EN and STBN

 \rightarrow indicates the action that initiates a transaction; 1 \rightarrow and 2 \rightarrow indicated the consequences of a transaction.

Transition	Direction to	Transition	Pin		Flag					Note
from mode	mode	number	STBN	EN	UV _{VIO}	UV _{VBAT}	UV _{VCC}	PWON	Wake	
Normal	Receive-only	1	Н	\rightarrow L	cleared	cleared	cleared	cleared	cleared	Э
	Go-to-sleep	2	\rightarrow L	Н	cleared	cleared	cleared	cleared	cleared	
	Standby	3	\rightarrow L	\rightarrow L	cleared	cleared	cleared	cleared	cleared	
Receive-only	Normal	4	Н	\rightarrow H	cleared	cleared	cleared	Х	Х	
	Go-to-sleep	5	\rightarrow L	\rightarrow H	cleared	cleared	cleared	Х	Х	
	Standby	6	\rightarrow L	L	cleared	cleared	cleared	Х	Х	
Standby	Normal	7	\rightarrow H	\rightarrow H	cleared	cleared	$2 \rightarrow cleared$	Х	$1 \rightarrow cleared$	[2]
	Receive-only	8	\rightarrow H	L	cleared	cleared	$2 \rightarrow cleared$	Х	$1 \rightarrow set$	[2]
	Go-to-sleep	9	L	ightarrow H	cleared	cleared	Х	Х	Х	
Go-to-sleep	Normal	10	\rightarrow H	Н	cleared	cleared	cleared	Х	$1 \rightarrow cleared$	[2]
	Receive-only	11	ightarrow H	\rightarrow L	cleared	cleared	cleared	Х	$1 \rightarrow set$	[2]
	Standby	12	L	\rightarrow L	cleared	cleared	Х	Х	Х	
	Sleep	13	L	Н	cleared	cleared	Х	Х	cleared	
Sleep	Normal	14	ightarrow H	Н	$2 \rightarrow cleared$	$2 \rightarrow \text{cleared}$	$2 \rightarrow \text{cleared}$	Х	$1 \rightarrow cleared$	[2]
	Receive-only	15	ightarrow H	L	$2 \rightarrow cleared$	$2 \rightarrow cleared$	$2 \rightarrow cleared$	Х	$1 \rightarrow set$	[2]

Preliminary data sheet

[1] STBN must be set to LOW at least t_{det(EN)} after the falling edge on EN.

[2] Positive edge on pin STBN sets the wake flag. In the case of a transition to Normal mode the wake flag is immediately cleared.

[3] Setting the wake flag clears the UV_VIO, UV_VBAT and UV_VCC flags.

[4] Hold time of go-to-sleep is less than $t_{h(gotosleep)}$.

[5] Hold time of go-to-sleep becomes greater than $t_{h(gotosleep)}$.

www.datasl

Table 5.State transitions forced by a wake-up \rightarrow indicates the action that initiates a transaction; 1 \rightarrow and 2 \rightarrow indicated the consequences of a transaction.

Transition	Direction to	Transition	Pin		Flag					Note
from mode	mode	number	STBN	EN	UV _{VIO}	UV _{VBAT}	UV _{VCC}	PWON	Wake	u.com [1]
Standby	Normal	16	Н	Н	cleared	cleared	$1 \rightarrow cleared$	Х	\rightarrow set	м
	Receive-only	17	Н	L	cleared	cleared	$1 \rightarrow cleared$	Х	\rightarrow set	ļ
	Go-to-sleep	18	L	Н	cleared	cleared	$1 \rightarrow cleared$	Х	\rightarrow set	ļ
	Standby	19	L	L	cleared	cleared	$1 \rightarrow cleared$	Х	\rightarrow set	ļ
Go-to-sleep	Normal	20	Н	Н	cleared	cleared	$1 \rightarrow cleared$	Х	\rightarrow set	ļ
	Receive-only	21	Н	L	cleared	cleared	$1 \rightarrow cleared$	Х	\rightarrow set	ļ
	Standby	22	L	L	cleared	cleared	$1 \rightarrow cleared$	Х	\rightarrow set	ļ
	Go-to-sleep	23	L	Н	cleared	cleared	$1 \rightarrow cleared$	Х	\rightarrow set	ļ
Sleep	Normal	24	Н	Н	$1 \rightarrow cleared$	$1 \rightarrow cleared$	$1 \rightarrow cleared$	Х	\rightarrow set	[1]
	Receive-only	25	Н	L	$1 \rightarrow cleared$	$1 \rightarrow cleared$	$1 \rightarrow cleared$	Х	\rightarrow set	[1]
	Standby	26	L	L	$1 \rightarrow cleared$	$1 \rightarrow cleared$	$1 \rightarrow cleared$	Х	\rightarrow set	ļ
	Go-to-sleep	27	L	Н	$1 \rightarrow cleared$	$1 \rightarrow cleared$	$1 \rightarrow cleared$	Х	\rightarrow set	[1]

[1] Setting the wake flag clears the UV_VIO, UV_VBAT and UV_VCC flags.

[2] Transition via Standby mode.

15 April 2009

Rev. 01

www.datash

Table 6. State transitions forced by an undervoltage condition

TJA1081 \rightarrow indicates the action that initiates a transaction; 1 \rightarrow and 2 \rightarrow indicated the consequences of a transaction.

Transition from	Direction to	Transition	Flag					Note
mode	mode	number	UV _{VIO}	UV _{VBAT}	UV _{vcc}	PWON	Wake	u.com
Normal	Sleep	28	\rightarrow set	cleared	cleared	cleared	cleared	' ³ [
	Sleep	29	cleared	\rightarrow set	cleared	cleared	cleared	<u>[</u>
	Standby	30	cleared	cleared	\rightarrow set	cleared	cleared	<u>[</u>
Receive-only	Sleep	31	\rightarrow set	cleared	cleared	Х	$1 \rightarrow cleared$	[
	Sleep	32	cleared	\rightarrow set	cleared	Х	$1 \rightarrow cleared$	[
	Standby	33	cleared	cleared	\rightarrow set	Х	$1 \rightarrow cleared$	<u>[</u>
Go-to-sleep	Sleep	34	\rightarrow set	cleared	cleared	Х	$1 \rightarrow cleared$	<u>[</u>
	Sleep	35	cleared	\rightarrow set	cleared	Х	$1 \rightarrow cleared$	<u>[</u>
Standby	Sleep	36	\rightarrow set	cleared	Х	Х	$1 \rightarrow cleared$	<u>[1][</u> ;
	Sleep	37	cleared	\rightarrow set	Х	Х	$1 \rightarrow cleared$	<u>[1][</u> ;

[1] UV_{VIO} , UV_{VBAT} or UV_{VCC} detected clears the wake flag.

[2] UV_{VIO} overrules UV_{VCC} .

[3] UV_{VBAT} overrules UV_{VCC}.

Rev. 01

Preliminary data sheet

www.datash

Table 7.State transitions forced by an undervoltage recovery \rightarrow indicates the action that initiates a transaction; $\rightarrow 1$ and $\rightarrow 2$ are the consequences of a transaction. TJA1081

Transition	Direction to	Transition	Pin		Flag					Note
from mode	mode	number	STBN	EN	UV _{VIO}	UV _{VBAT}	UV _{VCC}	PWON	Wake	u.cor
Standby	Normal	38	Н	Н	cleared	cleared	\rightarrow cleared	Х	Х	3
	Receive-only	39	Н	L	cleared	cleared	\rightarrow cleared	Х	Х	Ī
Sleep	Normal	40	Н	Н	cleared	\rightarrow cleared	cleared	Х	$1 \rightarrow cleared$	[2]
	Normal	41	Н	Н	\rightarrow cleared	cleared	cleared	Х	Х	[
	Receive-only	42	Н	L	cleared	\rightarrow cleared	cleared	Х	$1 \rightarrow set$	[2]
	Receive-only	43	Н	L	\rightarrow cleared	cleared	cleared	Х	Х	Ī
	Standby	44	L	L	cleared	\rightarrow cleared	cleared	Х	$1 \rightarrow set$	[2]
	Sleep	45	L	Х	\rightarrow cleared	cleared	cleared	Х	cleared	Ī
	Go-to-sleep	46	L	Н	cleared	\rightarrow cleared	cleared	Х	$1 \rightarrow set$	[2]
	Sleep	47	L	Х	\rightarrow cleared	cleared	cleared	Х	cleared	[

[1] Recovery of UV_{VCC} flag.

[2] Recovery of UV_{VBAT} flag.

[3] Clearing the UV_{VBAT} flag sets the wake flag. In the case of a transition to Normal mode the wake flag is immediately cleared.

[4] Recovery of UV_{VIO} flag.

6.2.1 Normal mode

www.datasheet4u.com

In Normal mode the transceiver is able to transmit and receive data via the bus lines BP and BM. The output of the normal receiver is directly connected to pin RXD.

Transmitter behavior in Normal mode, with no time-out present on pins TXEN and BGE and the temperature flag not set (TEMP HIGH = 0; see <u>Table 9</u>), is detailed in <u>Table 8</u>.

In this mode, pin INH is set HIGH.

Table 8.	Trans	smitter f	unction table
BGE	TXEN	TXD	Transmitter
L	Х	Х	transmitter is disabled
Х	Н	Х	transmitter is disabled
Η	L	Η	transmitter is enabled; the bus lines are actively driven; BP is driven HIGH and BM is driven LOW
Η	L	L	transmitter is enabled; the bus lines are actively driven; BP is driven LOW and BM is driven HIGH

6.2.2 Receive-only mode

In Receive-only mode the transceiver can only receive data. The transmitter is disabled, regardless of the voltage levels on pins BGE and TXEN.

In this mode, pin INH is set HIGH.

6.2.3 Standby mode

Standby mode is a low-power mode featuring very low current consumption. In this mode, the transceiver cannot transmit or receive data. The low-power receiver is activated to monitor the bus for wake-up patterns.

A transition to Standby mode can be triggered by applying the appropriate levels on pins EN and STBN (see Figure 5 and Table 4) or if an undervoltage is detected on pin V_{CC} (see Figure 5 and Section 6.2.5).

In this mode, pin INH is set HIGH.

If the wake flag is set, pins RXEN and RXD are driven LOW; otherwise pins RXEN and RXD are set HIGH (see <u>Section 6.3</u>).

6.2.4 Go-to-sleep mode

In this mode, the transceiver behaves as in Standby mode. If this mode is selected for a time longer than the go-to-sleep hold time $(t_{h(gotosleep)})$ and the wake flag has been previously cleared, the transceiver will enter Sleep mode, regardless of the voltage on pin EN.

6.2.5 Sleep mode

Sleep mode is a low-power mode. The only difference between Sleep mode and Standby mode is that pin INH is set floating in Sleep mode. A transition to Sleep mode will be triggered from all other modes if the UV_{VIO} flag or the UV_{VBAT} flag is set (see Table 6).

If an undervoltage is detected on pin V_{CC} or V_{BAT} while V_{IO} is present, the wake flag is set by a positive edge on pin STBN, provided that V_{IO} and (V_{CC} or V_{BAT}) are present.

The undervoltage flags will be reset when the wake flag is set, and the transceiver will enter the mode indicated by the levels on pins EN and STBN if V_{IO} is present.

www.datasheet4u.com

6.3 Wake-up mechanism

From Sleep mode (pin INH is switched off), the transceiver will enter Standby or Go-to-sleep mode (depending on the level at pin EN) if the wake flag is set. Consequently, pin INH is switched on.


If an undervoltage is not detected on pins V_{IO} , V_{CC} and V_{BAT} , the transceiver will switch immediately to the mode indicated by the levels on pins EN and STBN.

In Standby, Go-to-sleep and Sleep modes, pins RXD and RXEN are driven LOW if the wake flag is set.

6.3.1 Remote wake-up

6.3.1.1 Bus wake-up via wake-up pattern

Bus wake-up is detected if two consecutive DATA_0 of at least $t_{det(wake)DATA_0}$ separated by an idle or DATA_1 of at least $t_{det(wake)idle}$, followed by an idle or DATA_1 of at least $t_{det(wake)idle}$ are present on the bus lines within $t_{det(wake)tot}$.




6.3.1.2 Bus wake-up via dedicated FlexRay data frame

The reception of a dedicated data frame, emulating a valid wake-up pattern, as shown in Figure 7, sets the wake-up flag of the TJA1081.

Due to the Byte Start Sequence (BSS), preceding each byte, the DATA_0 and DATA_1 phases for the wake-up symbol are interrupted every 1 μ s. For 10 Mbit/s the maximum interruption time is 130 ns. Such interruptions do not prevent the transceiver from recognizing the wake-up pattern in the payload of a data frame.

The wake-up flag will not be set if an invalid wake-up pattern is received.


NXP Semiconductors



6.3.2 Local wake-up via pin WAKE

If the voltage on pin WAKE is lower than $V_{th(det)(WAKE)}$ for longer than $t_{wake(WAKE)}$ (falling edge on pin WAKE) a local wake-up event on pin WAKE is detected. At the same time, the biasing of this pin is switched to pull-down.

If the voltage on pin WAKE is higher than $V_{th(det)(WAKE)}$ for longer than $t_{wake(WAKE)}$, the biasing of this pin is switched to pull-up, and no local wake-up will be detected.



TJA1081

FlexRay node transceiver

6.4 Fail-silent behavior

www.datasheet4u.com

In order to be fail silent, undervoltage detection and a reset mechanism for the digital state machine are implemented.

If an undervoltage is detected on pins V_{CC} , V_{IO} and/or V_{BAT} , the transceiver will enter a low-power mode. This ensures the passive and defined behavior of the transmitter and receiver when an undervoltage is detected.

In the range between the minimum operating voltage and the undervoltage detection threshold, the principle functions of the transmitter and receiver are maintained. However, in this range parameters (e.g. thresholds and delays of the transmitter and receiver) may deviate from the levels specified for the operating range.

The digital state machine is supplied by V_{CC}, V_{IO} or V_{BAT}, depending on which voltage is available. Therefore, the digital state machine will be properly supplied as long as the voltage on pin V_{CC} or pin V_{IO} remains above 4.75 V or the voltage on pin V_{BAT} remains above 6.5 V.

If the voltage on all pins (i.e. V_{CC} , V_{IO} and V_{BAT}) breaks down, a reset signal will be given to the digital state machine as soon as the internal supply voltage for the digital state machine becomes too low for the proper operation of the state machine. This ensures the passive and defined behavior of the digital state machine in the event of an overall supply voltage breakdown.

6.4.1 V_{BAT} undervoltage

If the UV_{VBAT} flag is set, the transceiver will enter Sleep mode (pin INH is switched off) regardless of the voltages present on pins EN and STBN. If the undervoltage recovers, the wake flag will be set and the transceiver will enter the mode determined by the voltages on pins EN and STBN.

6.4.2 V_{CC} undervoltage

If the UV_{VCC} flag is set, the transceiver will enter Standby mode regardless of the voltages present on pins EN and STBN. If the undervoltage recovers or the wake flag is set, mode switching via pins EN and STBN is possible.

6.4.3 V_{IO} undervoltage

If the voltage on pin V_{IO} is lower than V_{uvd(VIO} (even if the UV_{VIO} flag is reset) pins EN, STBN, TXD and BGE are set LOW (internally) and pin TXEN is set HIGH (internally). If the UV_{VIO} flag is set, the transceiver will enter Sleep mode (pin INH is switched off). If the undervoltage recovers or the wake flag is set, mode switching via pins EN and STBN is possible.

6.5 Flags

6.5.1 Local wake-up source flag

The local wake-up source flag can only be set in a low-power mode. When a wake-up event is detected on pin WAKE (see <u>Section 6.3.2</u>), the local wake-up source flag is set. The local wake-up source flag is reset by entering a low-power mode.

6.5.2 Remote wake-up source flag

www.datasheet4u.com

The remote wake-up source flag can only be set in a low-power mode if pin V_{BAT} is within its operating range. When a remote wake-up event is detected on the bus lines (see <u>Section 6.3.1</u>), the remote wake-up source flag is set. The remote wake-up source flag is reset by entering a low-power mode.

6.5.3 Wake flag

The wake flag is set if one of the following events occurs:

- The local or remote wake-up source flag is set (edge sensitive)
- A positive edge is detected on pin STBN when V_{IO} is present
- Recovery of the UV_{VBAT} flag

The wake flag is reset by entering Normal mode, a low-power mode or by setting one of the undervoltage flags.

6.5.4 Power-on flag

The PWON flag is set if the internal supply voltage for the digital part becomes higher than the lowest value it needs to operate. Entering Normal mode resets the PWON flag.

6.5.5 Temperature medium flag

The temperature medium flag is set if the junction temperature exceeds $T_{j(warn)(medium)}$ in a normal-power mode while pin V_{BAT} is within its operating range. The temperature medium flag is reset when the junction temperature drops below $T_{j(warn)(medium)}$ in a normal-power mode with pin V_{BAT} within its operating range or after a read of the status register in a low-power mode while pin V_{BAT} is within its operating range. No action will be taken if this flag is set.

6.5.6 Temperature high flag

The temperature high flag is set if the junction temperature exceeds $T_{j(dis)(high)}$ in a normal-power mode while pin V_{BAT} is within its operating range.

The temperature high flag is reset if a negative edge is applied to pin TXEN while the junction temperature is lower than $T_{j(dis)(high)}$ in a normal-power mode with pin V_{BAT} within its operating range.

If the temperature high flag is set, the transmitter will be disabled.

6.5.7 TXEN_BGE clamped flag

The TXEN_BGE clamped flag is set if pin TXEN is LOW and pin BGE is HIGH for longer than $t_{detCL(TXEN_BGE)}$. The TXEN_BGE clamped flag is reset if pin TXEN is HIGH or pin BGE is LOW. If the TXEN_BGE flag is set, the transmitter is disabled.

6.5.8 Bus error flag

The bus error flag is set if pin TXEN is LOW and pin BGE is HIGH and the data received from the bus lines (pins BP and BM) are different to that received on pin TXD. The transmission of any valid communication element, including a wake-up pattern, does not lead to bus error indication.

The error flag is reset if the data on the bus lines (pins BP and BM) are the same as on pin TXD or if the transmitter is disabled. No action will be taken if the bus error flag is set.

www.datasheet4u.com

6.5.9 UV_{VBAT} flag

The UV_{VBAT} flag is set if the voltage on pin V_{BAT} is lower than V_{uvd(VBAT)}. The UV_{VBAT} flag is reset if the voltage is higher than V_{uvd(VBAT)} or by setting the wake flag; see Section 6.4.1.

6.5.10 UV_{VCC} flag

The UV_{VCC} flag is set if the voltage on pin V_{CC} is lower than V_{uvd(VCC)} for longer than $t_{det(uv)(VCC)}$. The flag is reset if the voltage on pin V_{CC} is higher than V_{uvd(VCC)} for longer than $t_{rec(uv)(VCC)}$ or the wake flag is set; see <u>Section 6.4.2</u>.

6.5.11 UV_{VIO} flag

The UV_{VIO} flag is set if the voltage on pin V_{IO} is lower than V_{uvd(VIO)} for longer than $t_{det(uv)(VIO)}$. The flag is reset if the voltage on pin V_{IO} is higher than V_{uvd(VIO)} or the wake flag is set; see <u>Section 6.4.3</u>.

6.5.12 Error flag

The error flag is set if one of the status bits S4 to S10 is set. The error flag is reset if none of the S4 to S10 status bits are set; see Table 9.

6.6 Status register

The status register can be read out on pin ERRN by using pin EN as clock; the status bits are given in <u>Table 9</u>. The timing diagram is shown in <u>Figure 9</u>.

The status register is accessible if:

- UV_{VIO} flag is not set and the voltage on pin V_{IO} is between 4.75 V and 5.25 V
- UV_{VCC} flag is not set and the voltage on pin V_{IO} is between 2.2 V and 4.75 V

After reading the status register, if no edge is detected on pin EN for longer than $t_{det(EN)}$, the status bits (S4 to S12) will be cleared if the corresponding flag has been reset. Pin ERRN is LOW if the corresponding status bit is set.

Table 9.Status bits


Bit number	Status bit	Description
S0	LOCAL WAKEUP	local wake-up source flag is redirected to this bit
S1	REMOTE WAKEUP	remote wake-up source flag is redirected to this bit
S2	-	not used; always set
S3	PWON	status bit set means PWON flag has been set previously
S4	BUS ERROR	status bit set means bus error flag has been set previously
S5	TEMP HIGH	status bit set means temperature high flag has been set previously
S6	TEMP MEDIUM	status bit set means temperature medium flag has been set previously
S7	TXEN_BGE CLAMPED	status bit set means TXEN_BGE clamped flag has been set previously
S8	UVVBAT	status bit set means UV_{VBAT} flag has been set previously
S9	UVVCC	status bit set means UV_{VCC} flag has been set previously

NXP Semiconductors

TJA1081

FlexRay node transceiver

Bit number Status bit Description S10 UVVIO status bit set means UV _{VIO} flag has been set previously S11 - not used: always reset	Table 9.	Status bits continued	
S10 UVVIO status bit set means UV _{VIO} flag has been set previously			Description
S11 - not used: always reset			status bit set means $\mathrm{UV}_{\mathrm{VIO}}$ flag has been set previously
	S11	-	not used; always reset
S12 - not used; always reset	S12	-	not used; always reset



7. Limiting values

www.datasheet4u.com Table 10. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). All voltages are referenced to GND.

Symbol	Parameter	Conditions	Min	Max	Unit
V _{BAT}	supply voltage on pin V_{BAT}	no time limit	-0.3	+60	V
		operating range	6.5	60	V
V _{CC}	supply voltage	no time limit	-0.3	+5.5	V
		operating range	4.75	5.25	V
V _{IO}	supply voltage on pin V_{IO}	no time limit	-0.3	+5.5	V
		operating range	2.2	5.25	V
V _{INH}	voltage on pin INH		-0.3	V _{BAT} + 0.3	V
I _{O(INH)}	output current on pin INH	no time limit	-1	-	mA
V _{WAKE}	voltage on pin WAKE		-0.3	V _{BAT} + 0.3	V
I _{o(WAKE)}	output current on pin WAKE	pin GND not connected	-15	-	mA
V _{BGE}	voltage on pin BGE	no time limit	-0.3	+5.5	V
V _{TXEN}	voltage on pin TXEN	no time limit	-0.3	+5.5	V
V _{TXD}	voltage on pin TXD	no time limit	-0.3	+5.5	V
V _{ERRN}	voltage on pin ERRN	no time limit	-0.3	V _{IO} + 0.3	V
V _{RXD}	voltage on pin RXD	no time limit	-0.3	V _{IO} + 0.3	V
V _{RXEN}	voltage on pin RXEN	no time limit	-0.3	V _{IO} + 0.3	V
V _{EN}	voltage on pin EN	no time limit	-0.3	+5.5	V
V _{STBN}	voltage on pin STBN	no time limit	-0.3	+5.5	V
V _{BP}	voltage on pin BP	no time limit	-60	+60	V
V _{BM}	voltage on pin BM	no time limit	-60	+60	V
V _{trt}	transient voltage	on pins BP and BM	<u>[1]</u> –200	+200	V
		on pin V _{BAT}	2 –200	+200	V
		on pin V _{BAT}	[3] 6.5	60	V
		on pin V _{BAT}	[4] _	60	V
T _{stg}	storage temperature		-55	+150	°C
T _{vj}	virtual junction temperature		<u>[5]</u> –40	+150	°C
V _{ESD}	electrostatic discharge voltage	HBM on pins BP and BM to ground	<u>[6]</u> –8.0	+8.0	kV
		HBM at any other pin	<u>[6]</u> –4.0	+4.0	kV
		MM on all pins	<u>[7]</u> –200	+200	V
		CDM on all pins	<u>[8]</u> –1000	+1000	V

[1] According to ISO 7637, part 3 test pulses a and b; Class C; see Figure 13; $R_{bus} = 45 \Omega$; $C_{bus} = 100 \text{ pF}$.

[2] According to ISO 7637, part 2 test pulses 1, 2, 3a and 3b; Class C; see Figure 13; $R_{bus} = 45 \Omega$; $C_{bus} = 100 \text{ pF}$.

[3] According to ISO 7637, part 2 test pulse 4; Class C; see Figure 13; $R_{bus} = 45 \Omega$; $C_{bus} = 100 pF$.

[4] According to ISO 7637, part 2 test pulse 5b; Class C; see Figure 13; $R_{bus} = 45 \Omega$; $C_{bus} = 100 \text{ pF}$; $V_{BAT} = 24 \text{ V}$.

[5] In accordance with IEC 60747-1. An alternative definition of T_{vj} is: $T_{vj} = T_{amb} + P \times R_{th(j-a)}$, where $R_{th(j-a)}$ is a fixed value to be used for the calculation of T_{vj} . The rating for T_{vj} limits the allowable combinations of power dissipation (P) and ambient temperature (T_{amb}).

[6] HBM: C = 100 pF; R = 1.5 k Ω .

[7] MM: C = 200 pF; L = 0.75 μ H; R = 10 Ω .

[8] CDM: R = 1 Ω.

8. Thermal characteristics

.datasheet4u Table 11.	.com Thermal characteristics			
Symbol	Parameter	Conditions	Тур	Unit
R _{th(j-a)}	thermal resistance from junction to ambient	in free air	118	K/W

9. Static characteristics

Table 12. Static characteristics

All parameters are guaranteed for $V_{BAT} = 6.5 \text{ V}$ to 60 V; $V_{CC} = 4.75 \text{ V}$ to 5.25 V; $V_{IO} = 2.2 \text{ V}$ to 5.25 V; $T_{vj} = -40 \text{ °C}$ to +150 °C; $R_{bus} = 45 \Omega$ unless otherwise specified. All voltages are defined with respect to ground; positive currents flow into the IC.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Pin V _{BAT}						
I _{BAT}	supply current on pin V _{BAT}	low-power modes; no load on pin INH	-	-	55	μA
		normal-power modes	-	-	1	mA
V _{uvd(VBAT)}	undervoltage detection voltage on pin V_{BAT}		2.75	-	4.5	V
Pin V _{CC}						
Icc	supply current	low-power modes	-1	0	+10	μΑ
		Normal mode; $V_{BGE} = 0 V; V_{TXEN} = V_{IO};$ Receive-only mode	-	-	15	mA
		Normal mode; $V_{BGE} = V_{IO}; V_{TXEN} = 0 V$	-	-	37	mA
		Normal mode; $V_{BGE} = V_{IO}; V_{TXEN} = 0 V; \\ R_{bus} = \infty \ \Omega$	-	-	15	mA
V _{uvd(VCC)}	undervoltage detection voltage on pin V_{CC}	V _{BAT} > 5.5 V	2.75	-	4.5	V
Pin V _{IO}						
I _{IO}	supply current on pin VIO	low-power modes	-1	+1	+10	μΑ
		Normal and Receive-only modes; $V_{TXD} = V_{IO}$	-	-	1000	μA
V _{uvd(VIO)}	undervoltage detection voltage on pin V_{IO}		1	-	2	V
V _{uvr(VIO)}	undervoltage recovery voltage on pin V_{IO}		1	-	2.2	V
V _{uvhys(VIO)}	undervoltage hysteresis voltage on pin V_{IO}	V _{BAT} > 5.5 V	25	-	200	mV
Pin EN						
V _{IH(EN)}	HIGH-level input voltage on pin EN		$0.7 V_{\text{IO}}$	-	5.5	V
V _{IL(EN)}	LOW-level input voltage on pin EN		-0.3	-	$0.3V_{IO}$	V
I _{IH(EN)}	HIGH-level input current on pin EN	$V_{EN} = 0.7 V_{IO}$	3	-	11	μΑ
I _{IL(EN)}	LOW-level input current on pin EN	$V_{EN} = 0 V$	-1	0	+1	μΑ
Pin STBN						
V _{IH(STBN)}	HIGH-level input voltage on pin STBN		$0.7 V_{IO}$	-	5.5	V
V _{IL(STBN)}	LOW-level input voltage on pin STBN		-0.3	-	$0.3V_{\text{IO}}$	V
I _{IH(STBN)}	HIGH-level input current on pin STBN	$V_{STBN} = 0.7 V_{IO}$	3	-	11	μΑ
I _{IL(STBN)}	LOW-level input current on pin STBN	V _{STBN} = 0 V	-1	0	+1	μA
TJA1081_1 Preliminary dat	to choot Poy 01	– 15 April 2009		©NXI	P B.V. 2009. All rig	hts reserve

Preliminary data sheet

20 of 36

Table 12. Static characteristics ...continued

All parameters are guaranteed for $V_{BAT} = 6.5 \text{ V}$ to 60 V; $V_{CC} = 4.75 \text{ V}$ to 5.25 V; $V_{IO} = 2.2 \text{ V}$ to 5.25 V; $T_{vj} = -40 \text{ °C}$ to +150 °C; www. $R_{b0s} = 45 \Omega_{c}$ unless otherwise specified. All voltages are defined with respect to ground; positive currents flow into the IC.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Pin TXEN		••••••		. 715		•••••
V _{IH(TXEN)}	HIGH-level input voltage on pin TXEN		0.7V _{IO}	-	5.5	V
VIH(TXEN)	LOW-level input voltage on pin TXEN		-0.3	-	0.3V _{IO}	v
I _{IH(TXEN)}	HIGH-level input current on pin TXEN	$V_{TXEN} = V_{IO}$	-1	0	+1	μA
	LOW-level input current on pin TXEN	$V_{TXEN} = 0.3V_{IO}$	-15	-	-3	μΑ
I _{IL(TXEN)}	leakage current on pin TXEN	$V_{TXEN} = 0.3V_{IO}$ $V_{TXEN} = 5.25 \text{ V}; V_{IO} = 0 \text{ V}$	-1	0	+1	μΑ
I _{L(TXEN)} Pin BGE	leakage current on pin TAEN	$v_{TXEN} = 5.25 v, v_{IO} = 0 v$	-1	0	ŦI	μΑ
	HIGH-level input voltage on pin BGE		0.7V _{IO}	-	5.5	V
V _{IH(BGE)}			-0.3			V
V _{IL(BGE)}	LOW-level input voltage on pin BGE			-	0.3V _{IO}	
I _{IH(BGE)}	HIGH-level input current on pin BGE	$V_{BGE} = 0.7 V_{IO}$	3	-	11	μA
I _{IL(BGE)}	LOW-level input current on pin BGE	$V_{BGE} = 0 V$	–1	0	+1	μA
Pin TXD			071		V	
V _{IH(TXD)}	HIGH-level input voltage on pin TXD	normal-power modes	0.7V _{IO}	-	V _{IO} + 0.3	V
V _{IL(TXD)}	LOW-level input voltage on pin TXD	normal-power modes	-0.3	-	$0.3 V_{\text{IO}}$	V
I _{IH(TXD)}	HIGH-level input current on pin TXD	$V_{TXD} = V_{IO}$	70	300	650	μΑ
I _{IL(TXD)}	LOW-level input current on pin TXD	normal-power modes; V _{TXD} = 0 V	-5	0	+5	μA
		low-power modes	-1	0	+1	μΑ
I _{LI(TXD)}	input leakage current on pin TXD	V_{TXD} = 5.25 V; V_{IO} = 0 V	-1	0	+1	μΑ
C _{i(TXD)}	input capacitance on pin TXD	not tested; with respect to all other pins at ground; V _{TXD} = 100 mV; f = 5 MHz	<u>[1]</u> _	5	10	pF
Pin RXD						
I _{OH(RXD)}	HIGH-level output current on pin RXD	$V_{RXD} = V_{IO} - 0.4 V;$ $V_{IO} = V_{CC}$	-20	-	-2	mA
I _{OL(RXD)}	LOW-level output current on pin RXD	$V_{RXD} = 0.4 V$	2	-	20	mA
Pin ERRN						
I _{OH(ERRN)}	HIGH-level output current on pin ERRN	$V_{ERRN} = V_{IO} - 0.4 V;$ $V_{IO} = V_{CC}$	-1500	-550	-100	μΑ
I _{OL(ERRN)}	LOW-level output current on pin ERRN	$V_{\text{ERRN}} = 0.4 \text{ V}$	300	700	1500	μA
Pin RXEN	· · ·					•
I _{OH(RXEN)}	HIGH-level output current on pin RXEN	$V_{RXEN} = V_{IO} - 0.4 V;$ $V_{IO} = V_{CC}$	-4	-1.5	-0.5	mA
I _{OL(RXEN)}	LOW-level output current on pin RXEN	$V_{RXEN} = 0.4 V$	1	3	8	mA
Pins BP and	• •					
V _{o(idle)(BP)}	idle output voltage on pin BP	Normal or Receive-only mode; V _{TXEN} = V _{IO}	$0.4V_{CC}$	$0.5V_{CC}$	0.6V _{CC}	V
		Standby, Go-to-sleep or Sleep mode	-0.1	0	+0.1	V

Table 12. Static characteristics ...continued

All parameters are guaranteed for $V_{BAT} = 6.5 \text{ V}$ to 60 V; $V_{CC} = 4.75 \text{ V}$ to 5.25 V; $V_{IO} = 2.2 \text{ V}$ to 5.25 V; $T_{vj} = -40 \text{ °C}$ to +150 °C; www. $R_{bus} = 45 \Omega$ unless otherwise specified. All voltages are defined with respect to ground; positive currents flow into the IC.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V _{o(idle)(BM)}	idle output voltage on pin BM	Normal or Receive-only mode; $V_{TXEN} = V_{IO}$		$0.4V_{CC}$	0.5V _{CC}	0.6V _{CC}	V
		Standby, Go-to-sleep or Sleep mode		-0.1	0	+0.1	V
I _{o(idle)BP}	idle output current on pin BP	$-60~V \leq V_{BP} \leq +60~V$		-7.5	-	+7.5	mΑ
I _{o(idle)BM}	idle output current on pin BM	$-60~V \leq V_{BM} \leq +60~V$		-7.5	-	+7.5	mΑ
V _{o(idle)(dif)}	differential idle output voltage			-25	0	+25	mV
V _{OH(dif)}	differential HIGH-level output voltage	$\begin{array}{l} 40 \ \Omega \leq R_{bus} \leq 55 \ \Omega; \\ V_{CC} = 5 \ V \end{array}$		600	800	1500	mV
V _{OL(dif)}	differential LOW-level output voltage	$\begin{array}{l} 40 \ \Omega \leq R_{bus} \leq 55 \ \Omega; \\ V_{CC} = 5 \ V \end{array}$		-1500	-800	-600	mV
V _{IH(dif)}	differential HIGH-level input voltage	normal-power modes; -10 V \leq V _{BP} \leq +15 V; -10 V \leq V _{BM} \leq +15 V		150	225	300	mV
V _{IL(dif)}	differential LOW-level input voltage	normal-power modes; -10 V \leq V _{BP} \leq +15 V; -10 V \leq V _{BM} \leq +15 V		-300	-225	-150	mV
		$\begin{array}{l} \text{low-power modes;} \\ -10 \text{ V} \leq \text{V}_{BP} \leq +15 \text{ V;} \\ -10 \text{ V} \leq \text{V}_{BM} \leq +15 \text{ V} \end{array}$		-400	-225	-125	mV
$\Delta V_{i(dif)(H-L)}$	differential input voltage difference between HIGH-level and LOW-level	normal-power modes; $(V_{BP} + V_{BM}) / 2 = 2.5 V$		-	-	10	%
V _{i(dif)det(act)}	activity detection differential input voltage (absolute value)	normal-power modes		150	225	300	mV
I _{o(sc)(BP)}	short-circuit output current on pin BP (absolute value)	V _{BP} = 0 V, 60 V		10	20	35	mA
I _{o(sc)(BM)}	short-circuit output current on pin BM (absolute value)	V _{BM} = 0 V, 60 V		10	20	35	mA
R _{i(BP)}	input resistance on pin BP	idle level; R_{bus} = ∞ Ω		10	20	40	kΩ
R _{i(BM)}	input resistance on pin BM	idle level; R_{bus} = ∞ Ω		10	20	40	kΩ
R _{i(dif)(BP-BM)}	differential input resistance between pin BP and pin BM	idle level; \textbf{R}_{bus} = ∞ Ω		20	40	80	kΩ
I _{LI(BP)}	input leakage current on pin BP	$V_{BP} = 5 \text{ V};$ $V_{BAT} = V_{CC} = V_{IO} = 0 \text{ V}$		-10	0	+10	μΑ
I _{LI(BM)}	input leakage current on pin BM	$V_{BM} = 5 \text{ V};$ $V_{BAT} = V_{CC} = V_{IO} = 0 \text{ V}$		-10	0	+10	μΑ
V _{cm(bus)(DATA_0)}	DATA_0 bus common-mode voltage	$R_{bus} = 45 \ \Omega$		$0.4 V_{CC}$	$0.5 V_{CC}$	$0.6V_{CC}$	V
V _{cm(bus)} (DATA_1)	DATA_1 bus common-mode voltage	R_{bus} = 45 Ω		$0.4 V_{CC}$	$0.5 V_{CC}$	$0.6V_{CC}$	V
$\Delta V_{cm(bus)}$	bus common-mode voltage difference	$R_{bus} = 45 \ \Omega$		-25	0	+25	mV
C _{i(BP)}	input capacitance on pin BP	not tested; with respect to all other pins at ground; $V_{BP} = 100 \text{ mV}$; f = 5 MHz	<u>[1]</u>	-	8	15	pF
C _{i(BM)}	input capacitance on pin BM	not tested; with respect to all other pins at ground; $V_{BM} = 100 \text{ mV}$; f = 5 MHz	<u>[1]</u>	-	8	15	pF

Table 12. Static characteristics ... continued

All parameters are guaranteed for $V_{BAT} = 6.5 \text{ V}$ to 60 V; $V_{CC} = 4.75 \text{ V}$ to 5.25 V; $V_{IO} = 2.2 \text{ V}$ to 5.25 V; $T_{vj} = -40 \text{ °C}$ to +150 °C; www. $R_{bus} = 45 \Omega_{c}$ unless otherwise specified. All voltages are defined with respect to ground; positive currents flow into the IC.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$C_{i(\text{dif})(\text{BP-BM})}$	differential input capacitance between pin BP and pin BM	not tested; with respect to all other pins at ground; $V_{(BM-BP)} = 100 \text{ mV};$ f = 5 MHz	<u>[1]</u> -	2	5	pF
Pin INH						
V _{OH(INH)}	HIGH-level output voltage on pin INH	$I_{\rm INH}$ = -0.2 mA	V _{BAT} – 0.8	V _{BAT} – 0.3	V _{BAT} – 0.1	V
I _{L(INH)}	leakage current on pin INH	Sleep mode	-5	0	+5	μΑ
I _{OL(INH)}	LOW-level output current on pin INH	V _{INH} = 0 V	-15	-5	-1	mA
Pin WAKE						
V _{th(det)(WAKE)}	detection threshold voltage on pin WAKE	low-power mode	2.5	-	4.5	V
I _{IL(WAKE)}	LOW-level input current on pin WAKE	V_{WAKE} = 2.4 V for t > t _{wake(WAKE)}	3	-	11	μA
I _{IH(WAKE)}	HIGH-level input current on pin WAKE	V_{WAKE} = 4.6 V for t > t _{wake(WAKE)}	-11	-	-3	μA
Temperature p	protection					
T _{j(warn)(medium)}	medium warning junction temperature	V _{BAT} > 5.5 V	155	165	175	°C
T _{j(dis)(high)}	high disable junction temperature	V _{BAT} > 5.5 V	180	190	200	°C
Power-on rese	et					
V _{th(det)} POR	power-on reset detection threshold voltage		3.0	-	3.4	V
V _{th(rec)POR}	power-on reset recovery threshold voltage		3.1	-	3.5	V
V _{hys(POR)}	power-on reset hysteresis voltage		100	-	200	mV

[1] These values are based on measurements taken on several samples (less than 10 pieces). These measurements have taken place in the laboratory and have been done at T_{amb} = 25 °C and T_{amb} = 125 °C. No characterization has been done for these parameters. No industrial test will be performed on production products.

10. Dynamic characteristics

www.datasheet4u.com Table 13. Dynamic characteristics

All parameters are guaranteed for $V_{BAT} = 6.5 \text{ V}$ to 60 V; $V_{CC} = 4.75 \text{ V}$ to 5.25 V; $V_{IO} = 2.2 \text{ V}$ to 5.25 V; $T_{vj} = -40 \text{ °C}$ to +150 °C; $R_{bus} = 45 \Omega$ unless otherwise specified. All voltages are defined with respect to ground; positive currents flow into the IC.

Symbol	Parameter	Conditions	Min	Тур	Max	Uni
Pins BP and B	M					
t _{d(TXD-bus)}	delay time from TXD to bus	Normal mode	<u>[1]</u>			
		DATA_0	-	-	50	ns
		DATA_1	-	-	50	ns
$\Delta t_{d(TXD-bus)}$	delay time difference from TXD to bus	Normal mode; between DATA_0 and DATA_1	<u>[1]</u> -	-	4	ns
t _{d(bus-RXD)}	delay time from bus to RXD	Normal mode; C _{RXD} = 15 pF; see <u>Figure 11</u>				
		DATA_0	-	-	50	ns
		DATA_1	-	-	50	ns
$\Delta t_{d(bus-RXD)}$	delay time difference from bus to RXD	Normal mode $C_{RXD} = 15 \text{ pF}$; between DATA_0 and DATA_1; see <u>Figure 11</u>	-	-	5	ns
$t_{d(TXEN-busidle)}$	delay time from TXEN to bus idle	Normal mode	-	-	80	ns
t _{d(TXEN-busact)}	delay time from TXEN to bus active	Normal mode	-	-	75	ns
t _{d(BGE-busidle)}	delay time from BGE to bus idle	Normal mode	-	-	100	ns
t _{d(BGE-busact)}	delay time from BGE to bus active	Normal mode	-	-	75	ns
t _{d(bus)(idle-act)}	bus delay time from idle to active	Normal mode	-	-	30	ns
t _{d(bus)(act-idle)}	bus delay time from active to idle	Normal mode	-	-	30	ns
t _{r(dif)(bus)}	bus differential rise time	10 % to 90 %; R_{bus} = 45 Ω; C_{bus} = 100 pF	5	12	25	ns
t _{f(dif)(bus)}	bus differential fall time	90 % to 10 %; R_{bus} = 45 Ω ; C_{bus} = 100 pF	5	12	25	ns
WAKE symbol	detection					
t _{det(wake)} DATA_0	DATA_0 wake-up detection time	Standby or Sleep mode;	1	-	4	μs
t _{det(wake)idle}	idle wake-up detection time	[−] −10 V ≤ V _{BP} ≤ +15 V; - −10 V ≤ V _{BM} ≤ +15 V	1	-	4	μs
t _{det(wake)tot}	total wake-up detection time	$=10 \text{ v} \leq \text{v}_{BM} \leq \pm 13 \text{ v}$	50	-	115	μs
Undervoltage						
t _{det(uv)(VCC)}	undervoltage detection time on pin V_{CC}		100	-	670	ms
t _{rec(uv)(VCC)}	undervoltage recovery time on pin $V_{\mbox{\scriptsize CC}}$		1	-	5.2	ms
t _{det(uv)(VIO)}	undervoltage detection time on pin V_{IO}		100	-	670	ms
t _{det(uv)(VBAT)}	undervoltage detection time on pin V_{BAT}		-	-	1	ms
Activity detect	ion					
t _{det(act)(bus)}	activity detection time on bus pins	$V_{\text{dif}}\!\!: 0 \text{ mV} \rightarrow 400 \text{ mV}$	100	-	250	ns
t _{det(idle)(bus)}	idle detection time on bus pins	$V_{\text{dif}}\!\!:400\text{ mV}\rightarrow0\text{ mV}$	100	-	245	ns
Mode control p	bins					
t _{d(STBN-RXD)}	STBN to RXD delay time	STBN HIGH to RXD HIGH; wake flag set	-	-	2	μs


Table 13. Dynamic characteristics ... continued

All parameters are guaranteed for $V_{BAT} = 6.5 \text{ V}$ to 60 V; $V_{CC} = 4.75 \text{ V}$ to 5.25 V; $V_{IO} = 2.2 \text{ V}$ to 5.25 V; $T_{vj} = -40 \text{ °C}$ to +150 °C; www. $R_{b0s} = 45 \Omega$ unless otherwise specified. All voltages are defined with respect to ground; positive currents flow into the IC.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$t_{d(\text{STBN-stb})}$	delay time from STBN to standby mode	STBN LOW to Standby mode; Receive-only mode ^[2]	-	-	10	μs
t _{h(gotosleep)}	go-to-sleep hold time		20	35	50	μs
Status register						
t _{det(EN)}	detection time on pin EN	for mode control	20	-	80	μs
T _{EN}	time period on pin EN	for reading status bits	4	-	20	μs
t _{d(EN-ERRN)}	delay time from EN to ERRN	for reading status bits	-	-	2	μs
WAKE						
t _{wake(WAKE)}	wake-up time on pin WAKE	low-power modes; falling edge on pin WAKE; 6.5 V ≤ V _{BAT} ≤ 27 V	5	25	100	μs
		low-power modes; falling edge on pin WAKE; 27 V < $V_{BAT} \le 60$ V	25	75	175	μs
Miscellaneous						
t _{detCL(TXEN_BGE)}	TXEN_BGE clamp detection time		2600	-	10400	μs

[1] Rise and fall time (10 % to 90 %) of $t_{r(TXD)}$ and $t_{f(TXD)} = 5$ ns ±1 ns.

[2] Same parameter is guaranteed by design for the transition from Normal to Go-to-sleep mode.



© NXP B.V. 2009. All rights reserved.

NXP Semiconductors


FlexRay node transceiver

TJA1081

NXP Semiconductors

TJA1081


FlexRay node transceiver




www.datasheet4u.com

11. Test information

www.datasheet4u.com





12. Package outline

www.datasheet4u.com




Fig 14. Package outline SOT338-1 (SSOP16)

13. Soldering of SMD packages

www.datasheet4u.com

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

13.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

13.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

13.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- · Solder bath specifications, including temperature and impurities

13.4 Reflow soldering

www.datasheet4u.com

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 15</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 14 and 15

Table 14. SnPb eutectic process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm ³)		
	< 350	≥ 350	
< 2.5	235	220	
≥ 2.5	220	220	

Table 15. Lead-free process (from J-STD-020C)


Package thickness (mm)	Package reflow temperature (°C)			
	Volume (mm ³)			
	< 350	350 to 2000	> 2000	
< 1.6	260	260	260	
1.6 to 2.5	260	250	245	
> 2.5	250	245	245	

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 15.

TJA1081

FlexRay node transceiver



For further information on temperature profiles, refer to Application Note AN10365 "Surface mount reflow soldering description".

14. Abbreviations

Abbreviation	Description	
BSS	Byte Start Sequence	
CAN	Controller Area Network	
CDM	Charged Device Model	
ECU	Electronic Control Unit	
EMC	ElectroMagnetic Compatibility	
EME	ElectroMagnetic Emission	
EMI	ElectroMagnetic Immunity	
ESD	ElectroStatic Discharge	
FES	Frame End Sequence	
HBM	Human Body Model	
MM	Machine Model	
PWON	Power-on	
TSS	Transmission Start Sequence	

15. References

- EPL FlexRay Communications System Electrical Physical Layer Specification Version 2.1 Rev. A, FlexRay Consortium, Dec. 2005
- [2] TJA1080A FlexRay transceiver data sheet, www.nxp.com

16. Revision history

.datasheet4u.com Table 17. Revision	history			
Document ID	Release date	Data sheet status	Change notice	Supersedes
TJA1081_1	20090415	Preliminary data sheet	-	-

17. Legal information

www.datasheet4u.com

17.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

17.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

17.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications only — This NXP Semiconductors product has been developed for use in automotive applications only. The product is not designed, authorized or warranted to be suitable for any other use, including medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customers own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

17.4 Licenses

Purchase of NXP ICs with FlexRay functionality

FlexRay license required. This product has been developed within the framework of the "FlexRay" consortium. FlexRay consortium members are willing to grant licenses under their essential FlexRay intellectual property rights to end users of FlexRay-enabled products upon request of an end user. The sale by NXP Semiconductors of a FlexRay-enabled product will not be construed as the granting of such a license. Each end user will have to apply to the FlexRay consortium administration to obtain such a license or to apply for membership. The FlexRay consortium can be contacted at request@flexray.com.

17.5 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

18. Contact information

www.datasheet4u.com For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

NXP Semiconductors

TJA1081

FlexRay node transceiver

19. Contents

www.datashee	t ⁴ u.com General description
2	Features
2.1	Optimized for time triggered communication
	systems
2.2	Low power management 1
2.3	Diagnosis (detection and signalling) 2
2.4	Protections 2
2.5	Functional classes according to FlexRay
	electrical physical layer specification
	(see <u>Ref. 1</u>) 2
3	Ordering information 2
4	Block diagram 3
5	Pinning information 4
5.1	Pinning
5.2	Pin description 4
6	Functional description 5
6.1	Operating modes 5
6.1.1	Bus activity and idle detection
6.2	Mode control pins: STBN and EN 5
6.2.1	Normal mode 12
6.2.2	Receive-only mode 12
6.2.3	Standby mode
6.2.4	Go-to-sleep mode 12
6.2.5	Sleep mode
6.3	Wake-up mechanism
6.3.1	Remote wake-up 13
6.3.1.1	Bus wake-up via wake-up pattern 13
6.3.1.2	Bus wake-up via dedicated FlexRay data
	frame
6.3.2 6.4	Local wake-up via pin WAKE
6.4.1	Fail-silent behavior 15 V _{BAT} undervoltage 15
6.4.1	V _{BAT} undervoltage
6.4.3	V _{IO} undervoltage
6.5	Flags
6.5.1	Local wake-up source flag 15
6.5.2	Remote wake-up source flag 16
6.5.3	Wake flag
6.5.4	Power-on flag 16
6.5.5	Temperature medium flag 16
6.5.6	Temperature high flag 16
6.5.7	TXEN_BGE clamped flag 16
6.5.8	Bus error flag 16
6.5.9	UV _{VBAT} flag
6.5.10	UV _{VCC} flag
6.5.11	UV _{VIO} flag
6.5.12	Error flag 17

6.6	Status register	17
7	Limiting values	19
8	Thermal characteristics	20
9	Static characteristics	20
10	Dynamic characteristics	24
11		28
12	Package outline	29
13	Soldering of SMD packages	30
13.1		30
13.2		30
13.3	Wave soldering	30
13.4	Reflow soldering	31
14	Abbreviations	32
15	References	32
16	Revision history	33
17	Legal information	34
17.1	Data sheet status	34
17.2	Definitions	34
17.3	Disclaimers	34
17.4	Licenses	34
17.5	Trademarks	34
18	Contact information	35
19	Contents	36

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2009.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 15 April 2009 Document identifier: TJA1081_1

